Pengembangan dan Verifikasi Formal Simulator Sistem Interlocking Kereta Api Menggunakan Petri Net

  • Development and verification of formal simulator train interlocking system using Petri net

    2018

Researcher Name (Team Leader)

Yul Yunazwin


Activity Summary


Target